Karbalaei, M., Dideban, D., Heidari, H.: Improvement in electrical characteristics of Silicon on Insulator (SOI) transistor using graphene material. Karbalaei, M., Dideban, D.: A novel Silicon on Insulator MOSFET with an embedded heat pass path and source side channel doping. Sallese, J.M., Chevillon, N., Lallement, C., Iñiguez, B., Prégaldiny, F.: Charge-based modeling of junctionless double-gate field-effect transistors. Mohammadi, S., Afzali-Kusha, A.: Modeling of drain current, capacitance and transconductance in thin film undoped symmetric DG MOSFETs including quantum effects. Rassekh, A., Fathipour, M.: A single-gate SOI nanosheet junctionless transistor at 10-nm gate length: design guidelines and comparison with the conventional SOI FinFET. Makris, N., Jazaeri, F., Sallese, J.M., Bucher, M.: Charge-based modeling of long-channel symmetric double-gate junction FETs-part II: total charges and transcapacitances. Makris, N., Bucher, M., Jazaeri, F., Sallese, J.M.: CJM: a compact model for double-gate junction FETs. Jazaeri, F., Barbut, L., Koukab, A., Sallese, J.-M.: Analytical model for ultra-thin body junctionless symmetric double gate MOSFETs in subthreshold regime. Madadi, D., Orouji, A.A.: Investigation of tied double gate 4H–SiC junctionless FET in 7 nm channel length with a symmetrical dual p+ layer. Madadi, D., Orouji, A.A., Abbasi, A.: Improvement of nanoscale SOI MOSFET heating effects by vertical gaussian drain-source doping region. Razavi, P., Fagas, G.: Electrical performance of III-V gate-all-around nanowire transistors.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |